View LC75824W_365671.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Ordering number : EN5252A
CMOS LSI
LC75824E, 75824W
1/4 Duty General-Purpose LCD Display Driver
Overview
The LC75824E and LC75824W are 1/4 duty generalpurpose LCD display drivers that can be used for frequency display in electronic tuners under the control of a microcontroller. In addition to being able to directly drive up to 204 LCD segments, the LC75824E and LC75824W can also control up to 12 general-purpose output ports.
Package Dimensions
unit: mm 3159-QFP64E
[LC75824E]
Features
* Support for 1/4 duty 1/2 bias or 1/4 duty 1/3 bias drive of up to 204 segments under serial data control * Serial data input supports CCB* format communication with the system controller. * Serial data control of the power-saving mode based backup function and all the segments forced off function * Serial data control of switching between the segment output port and general-purpose output port functions * Serial data control of the normal mode current drain * High generality since display data is displayed directly without decoder intervention. * The INH pin can force the display to the off state. * RC oscillator circuit
SANYO: QFP64E
unit: mm 3190-SQFP64
[LC75824W]
* CCB is a trademark of SANYO ELECTRIC CO., LTD. * CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO. SANYO: SQFP64
Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications. SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
93098HA (OT)/N3095HA (OT) No.5252-1/17
LC75824E, 75824W Pin Assignment
Top view
Specifications
Absolute Maximum Ratings at Ta = 25C, VSS = 0 V
Parameter Maximum supply voltage Input voltage Output voltage Symbol VDD max VIN1 VIN2 VOUT IOUT1 Output current IOUT2 IOUT3 Allowable power dissipation Operating temperature Storage temperature Pd max Topr Tstg VDD CE, CL, DI, INH OSC, VDD1, VDD2 OSC, S1 to S51, COM1 to COM4, P1 to P12 S1 to S51 COM1 to COM4 P1 to P12 Ta = 85C Conditions Ratings -0.3 to +7.0 -0.3 to +7.0 -0.3 to VDD + 0.3 -0.3 to VDD + 0.3 300 3 5 200 -40 to +85 -55 to +125 Unit V V V A mA mW C C
No.5252-2/17
LC75824E, 75824W Allowable Operating Ranges at Ta = -40 to 85C, VSS = 0 V
Parameter Supply voltage Input voltage Input high-level voltage Input low-level voltage Recommended external resistance Recommended external capacitance Guaranteed oscillation range Data setup time Data hold time CE wait time CE setup time CE hold time High-level clock pulse width Low-level clock pulse width Rise time Fall time INH switching time Symbol VDD VDD1 VDD2 VIH VIL ROSC COSC fOSC tds tdh tcp tcs tch toH toL tr tf tc VDD VDD1 VDD2 CE, CL, DI, INH CE, CL, DI, INH OSC OSC OSC CL, DI: Figure 2 CL, DI: Figure 2 CE, CL: Figure 2 CE, CL: Figure 2 CE, CL: Figure 2 CL: Figure 2 CL: Figure 2 CE, CL, DI: Figure 2 CE, CL, DI: Figure 2 INH, CE: Figure 3 10 25 160 160 160 160 160 160 160 160 160 0.8 VDD 0 270 100 50 100 Conditions min 3.0 2/3 VDD 1/3 VDD typ max 6.0 VDD VDD 6.0 0.2 VDD Unit V V V V k pF kHz ns ns ns ns ns ns ns ns ns s
Electrical Characteristics for the Allowable Operating Ranges
Parameter Hysteresis Input high-level current Input low-level current Symbol VH IIH IIL VOH1 Output high-level voltage VOH2 VOH3 VOL1 Output low-level voltage VOL2 VOL3 VMID1 VMID2 Output middle-level voltage* VMID3 VMID4 VMID5 Oscillator frequency fOSC IDD1 IDD2 IDD3 IDD4 IDD5 IDD6 IDD7 IDD8 IDD9 CE, CL, DI, INH CE, CL, DI, INH: VI = 6.0 V CE, CL, DI, INH: VI = 0 V S1 to S51: IO = -20 A COM1 to COM4: IO = -100 A P1 to P12: IO = -1 mA S1 to S51: IO = 20 A COM1 to COM4: IO = 100 A P1 to P12: IO = 1 mA COM1 to COM4: 1/2 bias, IO = 100 A S1 to S51: 1/3 bias, IO = 20 A S1 to S51: 1/3 bias, IO = 20 A COM1 to COM4: 1/3 bias, IO = 100 A COM1 to COM4: 1/3 bias, IO = 100 A OSC: ROSC = 270 k, COSC = 100 pF Power-saving mode VDD = 3.0 V, outputs open, 1/2 bias, fOSC = 50 kHz, control data CU = 0 VDD = 6.0 V, outputs open, 1/2 bias, fOSC = 50 kHz, control data CU = 0 VDD = 3.0 V, outputs open, 1/3 bias, fOSC = 50 kHz, control data CU = 0 VDD = 6.0 V, outputs open, 1/3 bias, fOSC = 50 kHz, control data CU = 0 VDD = 3.0 V, outputs open, 1/2 bias, fOSC = 50 kHz, control data CU = 1 VDD = 6.0 V, outputs open, 1/2 bias, fOSC = 50 kHz, control data CU = 1 VDD = 3.0 V, outputs open, 1/3 bias, fOSC = 50 kHz, control data CU = 1 VDD = 6.0 V, outputs open, 1/3 bias, fOSC = 50 kHz, control data CU = 1 70 200 80 250 30 130 40 150 1/2 VDD - 1.0 2/3 VDD - 1.0 1/3 VDD - 1.0 2/3 VDD - 1.0 1/3 VDD - 1.0 40 50 -5.0 VDD - 1.0 VDD - 1.0 VDD - 1.0 1.0 1.0 1.0 1/2 VDD + 1.0 2/3 VDD + 1.0 1/3 VDD + 1.0 2/3 VDD + 1.0 1/3 VDD + 1.0 60 5 140 400 160 500 60 260 80 300 kHz V V V Conditions min typ 0.1 VDD 5.0 max Unit V A A
Current drain
A
Note: * Excluding the bias voltage generation divider resistors built into the VDD1 and VDD2. (See Figure 1)
No.5252-3/17
LC75824E, 75824W
Figure 1 1. When CL is stopped at the low level
2. When CL is stopped at the high level
Figure 2
No.5252-4/17
LC75824E, 75824W Block Diagram
Pin Functions
Pin S1/P1 to S12/P12, S13 to S51 Pin No. 1 to 12, 13 to 51 Function Segment outputs for displaying the display data transferred by serial data input. Pins S1/P1 to S12/P12 can be used as general-purpose output ports when so specified by the control data. Common driver outputs. The frame frequency fO is given by: fO = (fOSC/512) Hz. Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. Active I/O Handling when unused Open
--
O
COM1 to COM4
52 to 55
--
O
Open
OSC
60
--
I/O
GND
CE CL DI
62 63 64 Display off control input * INH = low (VSS) .......Display forced off Pins S1/P1 to S12/P12 = low (These pins are forced to the segment output port function and held low.) S13 to S51 = low COM1 to COM4 = low * INH = high (VDD)......Display on Note that serial data transfers can be performed when the display is forced off. Used to apply the LCD drive 2/3 bias voltage. Short this pin to VDD2 if a 1/2-bias drive scheme is used. Used to apply the LCD drive 1/3 bias voltage. Short this pin to VDD1 if a 1/2-bias drive scheme is used. Power supply. Provide a voltage of between 3.0 and 6.0 V. Ground. Connect this pin to the system ground. Serial data transfer inputs. These pins are connected to the microcontroller. CE: Chip enable CL: Synchronization clock DI: Transfer data
H
I I GND
--
I
INH
61
L
I
GND
VDD1
57
--
I
Open
VDD2 VDD VSS
58
--
I
Open
56 59
-- --
-- --
-- --
No.5252-5/17
LC75824E, 75824W Serial Data Input 1. When CL is stopped at the low level
CCB address 8 bits
Display data 52 bits
Control data 10 bits
DD
CCB address 8 bits
Display data 52 bits
Fixed data 10 bits
DD
CCB address 8 bits
Display data 52 bits
Fixed data 10 bits
DD
CCB address 8 bits
Display data 48 bits
Fixed data 14 bits
DD
Note: DD is the direction data.
No.5252-6/17
LC75824E, 75824W 2. When CL is stopped at the high level
CCB address 8 bits
Display data 52 bits
Control data 10 bits
DD
CCB address 8 bits
Display data 52 bits
Fixed data 10 bits
DD
CCB address 8 bits
Display data 52 bits
Fixed data 10 bits
DD
CCB address 8 bits
Display data 48 bits
Fixed data 14 bits
DD
Note: DD is the direction data.
* * * * * * *
CCB address...............41H D1 to D204.................Display data CU ..............................Normal mode current drain control data P0 to P3 ......................Segment output port/general-purpose output port switching control data DR ..............................1/2-bias drive or 1/3-bias drive switching control data SC...............................Segments on/off control data BU ..............................Normal mode/power-saving mode control data
No.5252-7/17
LC75824E, 75824W Serial Data Transfer Examples 1. When 157 or more segments are used All 256 bits of the serial data must be sent.
2. When fewer than 157 segments are used Either 64 bits, 128 bits, or 192 bits of serial data must be sent, depending on the number of segments actually used. However, the serial data shown in the figure below (the display data D1 to D52 and the control data) must always be sent.
No.5252-8/17
LC75824E, 75824W Control Data Functions 1. CU: Normal mode current drain control data This control data bit controls the current drain in normal mode.
CU 0 1 Current drain mode in normal mode Normal current drain mode (IDD2, IDD3, IDD4, and IDD5) Low current drain mode (IDD6, IDD7, IDD8, and IDD9)
However, note that the common and segment output waveforms are easily caused distortion when the low current drain mode is selected by setting CU to 1, because in this mode the capacity to supply current to the LCD panel from the common and segment pins is mode less than that in the normal current drain mode (CU = 0). 2. P0 to P3: Segment output port/general-purpose output port switching control data These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S12/P12 output pins.
Control data P0 0 0 0 0 0 0 0 0 1 1 1 1 1 P1 0 0 0 0 1 1 1 1 0 0 0 0 1 P2 0 0 1 1 0 0 1 1 0 0 1 1 0 P3 0 1 0 1 0 1 0 1 0 1 0 1 0 S1/P1 S1 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1 S2/P2 S2 S2 P2 P2 P2 P2 P2 P2 P2 P2 P2 P2 P2 S3/P3 S3 S3 S3 P3 P3 P3 P3 P3 P3 P3 P3 P3 P3 S4/P4 S4 S4 S4 S4 P4 P4 P4 P4 P4 P4 P4 P4 P4 S5/P5 S5 S5 S5 S5 S5 P5 P5 P5 P5 P5 P5 P5 P5 Output pin states S6/P6 S6 S6 S6 S6 S6 S6 P6 P6 P6 P6 P6 P6 P6 S7/P7 S7 S7 S7 S7 S7 S7 S7 P7 P7 P7 P7 P7 P7 S8/P8 S8 S8 S8 S8 S8 S8 S8 S8 P8 P8 P8 P8 P8 S9/P9 S9 S9 S9 S9 S9 S9 S9 S9 S9 P9 P9 P9 P9 S10/P10 S11/P11 S12/P12 S10 S10 S10 S10 S10 S10 S10 S10 S10 S10 P10 P10 P10 S11 S11 S11 S11 S11 S11 S11 S11 S11 S11 S11 P11 P11 S12 S12 S12 S12 S12 S12 S12 S12 S12 S12 S12 S12 P12
Note: Sn (n = 1 to 12): Segment output port function Pn (n = 1 to 12): General-purpose output port function
When the general-purpose output port function is selected the output pins and the display data have the correspondence listed in the tables below.
Output pin S1/P1 S2/P2 S3/P3 S4/P4 S5/P5 S6/P6 Corresponding display data D1 D5 D9 D13 D17 D21 Output pin S7/P7 S8/P8 S9/P9 S10/P10 S11/P11 S12/P12 Corresponding display data D25 D29 D33 D37 D41 D45
For example, when the general-purpose output port function is selected for the S4/P4 output pin, that output pin will output a high level when display data D13 is 1, and will output a low level when D13 is 0.
No.5252-9/17
LC75824E, 75824W 3. DR: 1/2 bias drive or 1/3 bias drive switching control data This control data bit selects either 1/2 bias drive or 1/3 bias drive.
DR 0 1 Drive type 1/3 bias drive 1/2 bias drive
4. SC: Segments on/off control data This control data bit controls the on/off state of the segments.
SC 0 1 Display state On Off
However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins. 5. BU: Normal mode/power-saving mode control data This control data bit selects either normal mode or power-saving mode.
BU 0 1 Normal mode Power-saving mode. In this mode the OSC pin oscillator is stopped and the common and segment pins output low levels. However, the S1/P1 to S12/P12 output pins can still be used as general-purpose output ports under the control of the control data bits P0 to P3. Mode
No.5252-10/17
LC75824E, 75824W Display Data to Output Pin Correspondence
Output pin S1/P1 S2/P2 S3/P3 S4/P4 S5/P5 S6/P6 S7/P7 S8/P8 S9/P9 S10/P10 S11/P11 S12/P12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 COM1 D1 D5 D9 D13 D17 D21 D25 D29 D33 D37 D41 D45 D49 D53 D57 D61 D65 D69 D73 D77 D81 D85 D89 D93 D97 COM2 D2 D6 D10 D14 D18 D22 D26 D30 D34 D38 D42 D46 D50 D54 D58 D62 D66 D70 D74 D78 D82 D86 D90 D94 D98 COM3 D3 D7 D11 D15 D19 D23 D27 D31 D35 D39 D43 D47 D51 D55 D59 D63 D67 D71 D75 D79 D83 D87 D91 D95 D99 COM4 D4 D8 D12 D16 D20 D24 D28 D32 D36 D40 D44 D48 D52 D56 D60 D64 D68 D72 D76 D80 D84 D88 D92 D96 D100 Output pin S26 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 S37 S38 S39 S40 S41 S42 S43 S44 S45 S46 S47 S48 S49 S50 S51 COM1 D101 D105 D109 D113 D117 D121 D125 D129 D133 D137 D141 D145 D149 D153 D157 D161 D165 D169 D173 D177 D181 D185 D189 D193 D197 D201 COM2 D102 D106 D110 D114 D118 D122 D126 D130 D134 D138 D142 D146 D150 D154 D158 D162 D166 D170 D174 D178 D182 D186 D190 D194 D198 D202 COM3 D103 D107 D111 D115 D119 D123 D127 D131 D135 D139 D143 D147 D151 D155 D159 D163 D167 D171 D175 D179 D183 D187 D191 D195 D199 D203 COM4 D104 D108 D112 D116 D120 D124 D128 D132 D136 D140 D144 D148 D152 D156 D160 D164 D168 D172 D176 D180 D184 D188 D192 D196 D200 D204
Note: These tables assume that the segment output port function is selected for the S1/P1 to S12/P12 output pins.
The table presents the states of the S21 output pin as an example.
Display data D81 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D82 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D83 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D84 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Output pin (S21) state The LCD segments corresponding to COM1 to COM4 are off. The LCD segment corresponding to COM4 is on (lit). The LCD segment corresponding to COM3 is on. The LCD segments corresponding to COM3 and COM4 are on. The LCD segment corresponding to COM2 is on. The LCD segments corresponding to COM2 and COM4 are on. The LCD segments corresponding to COM2 and COM3 are on. The LCD segments corresponding to COM2, COM3, and COM4 are on. The LCD segment corresponding to COM1 is on. The LCD segments corresponding to COM1 and COM4 are on. The LCD segments corresponding to COM1 and COM3 are on. The LCD segments corresponding to COM1, COM3, and COM4 are on. The LCD segments corresponding to COM1 and COM2 are on. The LCD segments corresponding to COM1, COM2, and COM4 are on. The LCD segments corresponding to COM1, COM2, and COM3 are on. The LCD segments corresponding to COM1 to COM4 are on.
No.5252-11/17
LC75824E, 75824W 1/4 Duty, 1/2 Bias Drive Scheme
COM1
COM2
COM3
COM4
LCD driver output for all LCD segments corresponding to COM1 to COM4 off.
LCD driver output for only the LCD segment corresponding to COM1 on (lit).
LCD driver output for only the LCD segment corresponding to COM2 on.
LCD driver output for the LCD segment corresponding to COM1 and COM2 on.
LCD driver output for only the LCD segment corresponding to COM3 on.
LCD driver output for the LCD segment corresponding to COM1 and COM3 on.
LCD driver output for the LCD segment corresponding to COM2 and COM3 on.
LCD driver output for the LCD segment corresponding to COM1, COM2, and COM3 on.
LCD driver output for only the LCD segment corresponding to COM4 on.
LCD driver output for the LCD segment corresponding to COM2 and COM4 on.
LCD driver output for all LCD segments corresponding to COM1 to COM4 on.
1/4 Duty, 1/2 Bias Waveforms
No.5252-12/17
LC75824E, 75824W 1/4 Duty, 1/3 Bias Drive Scheme
COM1
COM2
COM3
COM4
LCD driver output for all LCD segments corresponding to COM1 to COM4 off.
LCD driver output for only the LCD segment corresponding to COM1 on (lit).
LCD driver output for only the LCD segment corresponding to COM2 on.
LCD driver output for the LCD segment corresponding to COM1 and COM2 on.
LCD driver output for only the LCD segment corresponding to COM3 on.
LCD driver output for the LCD segment corresponding to COM1 and COM3 on.
LCD driver output for the LCD segment corresponding to COM2 and COM3 on.
LCD driver output for the LCD segment corresponding to COM1, COM2, and COM3 on.
LCD driver output for only the LCD segment corresponding to COM4 on.
LCD driver output for the LCD segment corresponding to COM2 and COM4 on.
LCD driver output for all LCD segments corresponding to COM1 to COM4 on.
1/4 Duty, 1/3 Bias Waveforms
No.5252-13/17
LC75824E, 75824W Display Control and the INH Pin Since the LSI internal data (the display data D1 to D204 and the control data) is undefined when power is first applied, applications should prevent meaningless displays with the following procedure. First, set the INH pin low at the same time as power is applied to turn off the display. This will set the S1/P1 to S12/P12, S13 to S51, and COM1 to COM4 pins low. While the INH pin is held low, the microcontroller should send the serial data. Finally, the application can set the INH pin to high. (See Figure 3.)
Display and control data transfer
t1...Determined by value of C and R.
Internal data
Undefined
Defined
tc...10 s minimum
Figure 3 Notes on Microcontroller Transfer of Display Data Since the LC75824E and LC75824W accept the display data divided into four separate transfer operations, we recommend that applications make a point of completing all four data transfers within a period of no more than 30 ms to guarantee the quality of the displayed image.
No.5252-14/17
LC75824E, 75824W Sample Application Circuit 1 1/2 bias (normal panels)
General-purpose output ports Used for example, for backlight control.
C 0.047 F
From the microcontroller
Sample Application Circuit 2 1/2 bias (large panels)
General-purpose output ports Used for example, for backlight control.
10 k R 1 k. C 0.047 F
From the microcontroller
LCD panel (up to 204 segments)
LCD panel (up to 204 segments)
No.5252-15/17
LC75824E, 75824W Sample Application Circuit 3 1/3 bias (normal panels)
General-purpose output ports Used for example, for backlight control.
C 0.047 F
From the microcontroller
Sample Application Circuit 4 1/3 bias (large panels)
General-purpose output ports Used for example, for backlight control.
10 k R 1 k. C 0.047 F
From the microcontroller
LCD panel (up to 204 segments)
LCD panel (up to 204 segments)
No.5252-16/17
LC75824E, 75824W
Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
This catalog provides information as of September, 1998. Specifications and information herein are subject to change without notice. PS No.5252-17/17

▲Up To Search▲

Price & Availability of LC75824W

	To Download LC75824W Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .